# A New Cascaded Switched-Capacitor Multilevel Inverter Based on Improved Series-Parallel Conversion with Less Number of Components 

Elyas Zamiri, Naser Vosoughi, Seyed Hossein Hosseini, Member, IEEE, Reza Barzegarkhoo and Mehran Sabahi


#### Abstract

The aim of this study is to present a new structure for switched-capacitor multilevel inverters (SCMLIs) which can generate a great number of voltage levels with optimum number of components for both symmetric and asymmetric value of dc voltage sources. Proposed topology consists of a new switched-capacitor dc/dc converter (SCC) which has boost ability and can charge capacitors as self-balancing by using proposed binary asymmetrical algorithm and series-parallel conversion of power supply. Proposed SCC unit is used in new configuration as a sub-multilevel inverter (SMLI) and then, these proposed SMLIs are cascaded together and create a new cascaded multilevel inverter topology which is able to increase the number of output voltage levels remarkably without using any full H -bridge cell and also can pass the reverse current for inductive loads. In this case, two half bridges modules besides two additional switches are employed in each of SMLI units instead of using a full H -bridge cell which contribute to reduce the number of involved components in the current path, value of blocked voltage, the variety of isolated dc voltage sources and as a result the overall cost by less number of switches in comparison with other presented topologies. The validity of the proposed SCMLI has been carried out by several simulation and experimental results.


Index Terms- Cascade sub-multilevel inverter, seriesparallel conversion, self-charge balancing, switchedcapacitor

## I. Introduction

MULTILEVEL inverters(MLIs) are known as one of the most popular solutions to improve the performance of renewable energy systems, electric vehicles (EVs) and other innovative power electronic utilities in medium and high power applications [1]-[2]. These converters can generate a

[^0]staircase voltage waveform at the output with high quality and desired spectrum. The desired output voltage is synthesized by appropriate switching of several dc voltage links which leads to decrease voltage stresses on switches and total harmonic distortion (THD)[3],[4].
In general, there are three conventional types of MLI configurations categorized into diode clamped (DCMLI) [5], flying capacitors (FCMLI) [6],[7] and cascade H-bridge topologies (CHB) which can be divided into two entire divisions based on symmetric and asymmetric value of dc power supplies [8]-[10].
Although these converters have a lot of advantages over the classic inverters, using aforementioned conventional topologies needs more number of required power switches, power supplies and large capacitor banks. Furthermore voltage of the capacitors tends to be discharged theoretically and therefore charge balancing control processing is necessary. There have been several suggested charge balancing circuits to control the capacitors' voltage [11]-[17].
[11]-[13] could regulate the duty cycle of dc bus capacitors for FCMLIs by using the existing redundancy switching states (RSSs). In this case, the accuracy of proposed approach depends on designing a close loop control system. Also, [14] presented a phase-shift modulation approach to obviate the discharging problem in a capacitor-based 7-level CHB topology supplied by one dc voltage source for main unit and one floating capacitor for auxiliary unit. Here, the main and auxiliary power switches have to drive by fundamental and high switching frequency, respectively. Meanwhile, [15] presented a triplen harmonic compensatory method based on fundamental switching strategy to extend the range of modulation index for three phase utility of 7-level CHB topology. Using the resonant switched capacitor circuit (RSCC) as an external voltage balancing network can also prevent this problem for DCMLIs [16].
Nowadays, many researchers have presented numerous developed structures of MLIs with less number of key components such as number of required switches, gate drivers, power supplies and so on [18]-[20]. One of the most particular schemes of them is switched-capacitors multilevel inverters (SCMLIs). These converters can produce more output voltage levels with less number of required power supplies [21]-[24]. SCMLIs contain several capacitors and switches which can connect dc power supply to ac output and are able to decrease the burden of power supply to achieve higher number of
voltage levels.
Nevertheless, to attain the greater number of output voltage levels with less number of power semiconductors and simple commutation, a new type of SCMLIs have been emerged using the series/parallel switching strategy (SCISPC)[25],[26]. The distinctive features of these types of inverters are that they can increase the flexibility of systems by switching between several capacitors in series or parallel modes and therefore can transfer more input power to the output. In this way, [27] and [28] presented a new family of cascade and hybrid SCISPC topologies which have a modular structure and generate more output voltage levels with least of switches. But such structures have used the full H -bridge units with isolated dc voltage sources to change the polarity of output voltage waveform which makes more conducting loss through the current path components and increases the number of power switches.
In this paper, initially a new switched-capacitor dc/dc converter (SCC) is presented which can switch as conventional series/parallel conversion and generate multiple dc link voltages with optimum components. In this case, voltage of all capacitors is filled by binary asymmetrical pattern without using any auxiliary circuits. At the next, a new sub-multilevel inverter topology presents which is performed based on proposed SCC unit and without using full H-bridge cell. In addition, this structure is suitable for an inductive load with capability to pass the reverse current. After that, proposed submultilevel modules are cascaded with each other and create more output voltage levels. Therefore most of the parameters such as number of required switches, diodes, maximum current path components and value of total blocked or standing voltage are improved. In order to prove the performance of the proposed circuit, variety number of comparisons with other recently suggested topologies has been done in fair conditions and also analysis of theoretical power losses is given. Finally validity of the proposed topology is shown by several experimental and simulation results.

## II. PROPOSED SCC

Fig. 1(a) shows basic circuit of the proposed SCC. This circuit is named by basic unit and contains one dc power supply, one capacitor, one passive power diode and two active power switches. Photovoltaic (PV) cells, batteries and fuel cells can be used as a power supply in this structure. Fig. 1 (b) and (c) show that how to carry out the charging and discharging operations for capacitor C. Switches $S_{a}$ and $S_{b}$ are used in series and parallel conversion, respectively. As it can be inspected, when the switch $S_{b}$ becomes ON, the capacitor C is charged to $V_{d c}$ and when the switch $S_{a}$ turns ON, the diode becomes reverse biased and capacitor is discharged. In this mode, the power supply energy and stored energy of C are transferred to the output. It is obvious that, basic unit does not need any extra charge balancing control circuits and complicated commutation methods which is
counted as a great merit of this structure [28]. Also, it is remarkable that, the internal resistance of power diode and capacitor can damp the unequal voltage between capacitor and dc voltage source during the charging operation which leads to introduce an effective and practical power circuit.


Fig. 1 (a) Basic series/parallel unit (b) Capacitor discharging mode (c) Capacitor charging mode

In the next step, proposed $\mathrm{dc} / \mathrm{dc}$ converter is made by extended connection of this basic unit. Then a staircase voltage waveform is generated at the output with capability of passing the reverse current for inductive load and can be used as a part of inverters. Fig. 2 shows circuit configuration of the proposed converter. In order to charge all of the capacitors and generate output voltage waveform, the switches $S_{a i}(i=1,2, \ldots, n-1)$, $S_{b i}$ and $S_{c i}(i=1,2, \ldots, n)$ are driven by series/parallel conversion or combination of them.


Fig. 2 Proposed switched capacitor dc/dc converter (SCC)
In this case, switches $S_{c i}$ are unidirectional power switches without antiparallel diode which can pass the reverse inductive load current and other switches are also unidirectional with internal antiparallel diode. As figure shows, switches $S_{c i}(i=2,3, \ldots, n)$ can be substitued by ordinary power switches and a series diode to counteract the effect of internal antiparallel diode. Table I indicates the different switching and capacitors' states for proposed SCC.
In this table, 0 and 1 mean OFF and ON switching state and C and D refer to charging and discharging modes for capacitors, respectively. In order to generate more number of output voltage levels with optimum number of components, all of the capacitors should be charged by binary asymmetrical algorithm, according to this table in such a way that, in state (1) when switch $S_{c, 1}$ becomes ON , capacitor $C_{1}$ is charged to

## IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

$V_{d c}$ and this voltage level is transferred to the output through $S_{a, i}(i=1,2, . . n-1)$ simultaneously.
Also in state (2), $C_{2}$ is being charged to $V_{d c}+V_{c 1}$ through switch $S_{c, 2}$ and with discharging of $C_{1}$, second voltage level generates at the output through $S_{a, i}$ and $S_{b, 1}$, simultaneously which is equal to $2 V_{d c}$. After this moment, without entering other capacitors into the circuit, voltage level of $3 V_{d c}$ can be transferred to the output by stored voltage of $C_{2}$ and constant dc voltage source. In this moment, $C_{1}$ is again charged by dc voltage source directly and for next voltage level, this stored voltage besides the across voltage of $C_{2}$ and constant dc voltage source are transferred to the output which is equalized to $4 V_{d c}$ and this consecutive operation continues so on.

TABLE I
SWITCHING AND CAPACITORS STATES OF PROPOSED SCC

| $v_{0}$ |  | $\mathrm{V}_{\text {dc }}$ | $2 \mathrm{~V}_{d c}$ | $3 \mathrm{~V}_{d c}$ | $4 \mathrm{~V}_{d c}$ | $\cdots$ | $2^{n} \mathrm{~V}_{\text {dc }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $S_{a, 1}$ | 1 | 1 | 0 | 0 | $\cdots$ | 0 |
|  | $S_{a, 2}$ | 1 | 1 | 1 | 1 | $\cdots$ | 0 |
|  | $\vdots$ | 1 | 1 | 1 | 1 | $\cdots$ | 0 |
|  | $S_{a, \mathrm{n}-1}$ | 1 | 1 | 1 | 1 | .. | 0 |
|  | $S_{\text {b, } 1}$ | 0 | 1 | 0 | 1 | $\cdots$ | 1 |
|  | $S_{\text {b, } 2}$ | 0 | 0 | 1 | 1 | $\cdots$ | 1 |
|  | ! | 0 | 0 | 0 | 0 | $\cdots$ | 1 |
|  | $S_{\text {b,n }}$ | 0 | 0 | 0 | 0 | $\cdots$ | 1 |
|  | $S_{\text {c, } 1}$ | 1 | 0 | 1 | 0 | $\ldots$ | 0 |
|  | $S_{\text {c, } 2}$ | 0 | 1 | 0 | 0 | $\ldots$ | 0 |
|  | $\vdots$ | 0 | 0 | 0 | ! | . | 0 |
|  | $S_{\text {c, } \mathrm{n}}$ | 0 | 0 | 0 | 0 | $\cdots$ | 0 |
|  | $C_{1}$ | C | D | C | D | $\ldots$ | D |
|  | $\mathrm{C}_{2}$ | - | C | D | D | $\cdots$ | D |
|  | $C_{3}$ | - | - | - | C | $\ldots$ | D |
|  | : | ! | : | $\vdots$ | ... | ... | D |
|  | $C_{n}$ | - | - | - | - | C | D |

The prominent feature of proposed circuit is that by entering the next capacitors into the circuit and also continuing the series-parallel switching strategy, the number of output voltage levels is enhanced as binary manner from $V_{d c}$ to $2^{n} V_{d c}$.
It is important to note that, always at each of voltage steps, the pertinent capacitor of previous steps must be connected as parallel to keep on the charging operation. Therefore, if we assume the number of capacitors equal to $n$, the stored voltage of each capacitor would be equalized to:

$$
\begin{equation*}
V_{C, k}=2^{k-1} V_{d c} \quad \text { for } \quad k=1,2, \ldots, n \tag{1}
\end{equation*}
$$

Also from this table it is obvious that, proposed SCC is able to generate different positive output voltage levels by selfbalancing ability. Now by considering the proposed overall structure (Fig. 2), number of required switches ( $N_{\text {switch,u }}$ ) or gate drivers ( $N_{\text {Driver,u }}$ ), number of required isolated-gate bipolar transistors (IGBTs) $\left(N_{I G B T, u}\right)$, power diodes
( $N_{\text {diode, }}$ ) and output voltage levels ( $N_{\text {level }, u}$ ) are calculated by the following equations, respectively:

$$
\begin{align*}
& N_{\text {switch }, u}=N_{\text {Driver }, u}=N_{I G B T, u}=3 n-1  \tag{2}\\
& N_{\text {diode }, u}=n  \tag{3}\\
& N_{\text {level }, u}=2^{n} \tag{4}
\end{align*}
$$

According to (4), proposed circuit has appropriate performance as boost capability. This factor can be difiend as:

$$
\begin{equation*}
\beta=\frac{V_{o, \text { max }, u}}{\sum V_{d c}}=2^{n} \tag{5}
\end{equation*}
$$

Moreover, this structure is able to mitigate the total blocked voltage. As well-known, the value of blocked voltage should be tolerated by switches and means standing voltage across of switches which effects on conduction losses, efficiency and cost [29]. In this case, total blocked voltage is formulized by:

$$
\begin{equation*}
V_{b l o c k, u}=\left[3\left(2^{n}-1\right)-1\right] V_{d c} \tag{6}
\end{equation*}
$$

## III. PROPOSED SUB-MULTILEVEL INVERTER

As it was analysed before, proposed SCC generates output voltage waveform with positive polarity. Therefore it is not suitable for inverter applications. In order to change the polarity and create an AC waveform, an H-bridge cell can be connected to the output similar to other exisiting structures. However this cell may increase the number of required IGBTs and number of involved components in the current path. This paper has not focused on added H -bridge cell and presents a new scheme of SCISP shown in Fig. 3, based on two utilized half-bridges.
In order to convert the output polarity of SCC and create all of the voltage levels (even and odd) at the output, this structure always requires pair stage of SCC units. Therefore, proposed SCISP named as sub-multilevel inverter (SMLI) can produce positive, zero and negative output voltage levels with six unidirectional power switches and two same units of SCC. As a result, $2 n$ capacitors and two isolated dc power supplies are needed for this structure.
Now, number of required IGBTs or gate drivers and number of power diodes can be expressed as (7) and (8) respectively.


Fig. 3 Proposed SMLI configuration

## IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

$$
\begin{align*}
& N_{\substack{\text { Sub }}}=N_{\substack{\text { Driver } \\
\text { Sub }}}=6 n+4  \tag{7}\\
& N_{\substack{\text { Diode } \\
\text { Sub }}}=2 n \tag{8}
\end{align*}
$$

Table II indicates ON switching states of proposed SMLI which is summrized by seven different modes. According to this table, to refrain from short circuit problems, switches of $\left(T_{1}, T_{1}^{\prime}\right),\left(T_{2}, T_{2}^{\prime}\right)$ and $\left(T_{3}, T_{3}^{\prime}\right)$, are triggered as complementary operation with each others and should not to be ON simultanteously. Also this structure can work on symmetric and asymmetric value of dc voltage sources. In symmetric structure, all of the dc sources are equal and that are different in asymmetric topology. Then, with considering (1), to obtain maximum number of voltage levels from asymmetric condition, the value of other isolated dc power supply should conform the following experssion:

$$
\begin{equation*}
V_{d c, 2}=\left(1+2^{n}\right) V_{d c, 1} \tag{9}
\end{equation*}
$$

Table III indicates the pertinent equations of $N_{\substack{\text { level } \\ \text { Sub }}}, v_{o \text { omax }}^{\text {Sub }}$, and $V_{\substack{\text { Blocked } \\ \text { sub }}}$ for symmetric and asymmetric forms in proposed SMLI.
In this case, the asymmetric calculations in table III are done by considering (9).

> TABLE II

SWITCHING PATTERN OF PROPOSED SUB-MULTILEVEL INVERTER

|  |  | ON Switches | $v_{o}$ |
| :---: | :---: | :---: | :---: |
|  | 1 | $T_{1}{ }^{\prime}, T_{2}, T_{3}{ }^{\prime}$ | $v_{o, d c 1}+v_{o, d c 2}$ |
|  | 2 | $T_{1}, T_{2}, T_{3}^{\prime}$ | $v_{o, d c 2}$ |
|  | 3 | $T_{1}^{\prime}, T_{2}, T_{3}$ | $v_{o, d c 1}$ |
|  | 4 | $T_{1}, T_{2}, T_{3}$ | 0 |
|  | 4 | $T_{1}{ }^{\prime}, T_{2}{ }^{\prime}, T_{3}^{\prime}$ | 0 |
|  | 5 | $T_{1}, T_{2}{ }^{\prime}, T_{3}^{\prime}$ | $-v_{o, d c 1}$ |
|  | 6 | $T_{1}^{\prime}, T_{2}^{\prime}, T_{3}$ | $-v_{o, d c 2}$ |
|  | 7 | $T_{1}, T_{2}^{\prime}, T_{3}$ | $-v_{o, d c 1}-v_{o, d c 2}$ |

To achieve the greater number of voltage levels, proposed SMLI can be extended by increasing the number of output voltage levels for proposed SCC. But this way yields to some identical restrictions due to increase the voltage drop and existed spikes across each of capacitors especially in high power ratio. To avoid this consterain, the best solution to increase the number of voltage levels is considered by series connection of proposed SMLIs with each other shown as proposed cascaded sub-multilevel inverter (CSMLI) in Fig. 4. In this figure, number of casceded SMLI units is indexed by $m$. As a result, output voltage of proposed CSMLI is obtained by:

$$
\begin{equation*}
v_{o}(t)=v_{o, 1}(t)+v_{o, 2}(t)+\ldots+v_{o, m}(t) \tag{10}
\end{equation*}
$$

It should be noted that, in this case, the number of capacitors which have been used in each of SCCs is assumed same. To reduce the cost, weight, total blocked voltage and some other identical problems, the required capacitors for each of proposed SCC units $(n)$ is optimized in next section.


Fig. 4 Proposed cascaded sub-multilevel inverter (CSMLI) TABLE III
DIFFERENT RELATED EQUATIONS FOR PROPOSED SMLI

| Parameters | Symmetric |  | Asymmetric |  |
| :---: | :---: | :---: | :---: | :---: |
| $N_{\substack{\text { level } \\ \text { Sub }}}$ | $1+2^{n+2}$ | (11) | $1+2^{n+2}+2^{2 n+1}$ | (14) |
| $v_{\substack{\text { omax } \\ \text { Sub }}}$ | $2^{n+1} V_{d c}$ | (12) | $\left[2^{n+1}+2^{2 n}\right] \mathrm{V}_{d c}$ | (15) |
| $\begin{equation*} V_{\substack{\text { block } \\ \text { Sub }}} \tag{13} \end{equation*}$ | $\begin{align*} & 2 \sum_{j=1}^{3} V_{b l o c k, T j}+\sum_{j=1}^{2} V_{b l o c k, u j}  \tag{16}\\ & =\left[\left(7 \times 2^{n+1}\right)-8\right] V_{d c} \end{align*}$ |  | $\begin{gathered} 2 \sum_{j=1}^{3} V_{\text {block }, T j}+\sum_{j=1}^{2} V_{\text {block }, \text { uj }} \\ \quad=\left[2^{2 n+2}+2^{n+3}\right] V_{d c} \end{gathered}$ |  |

## IV. PROPOSED IMPROVED CSMLI

In this section, the number of requierd capacitors in each of proposed SMLI units is optimized from the view point of maximum produced output voltage levels for proposed CSMLI with minimum number of IGBTs. This optimization is done based on asymmetric value of dc sources according to (9).
In general, the number of output voltage levels for proposed CSMLI is obtained by:

$$
\begin{equation*}
N_{\text {level }}=\binom{N_{\text {level }}}{\text { Sul }}^{m} \tag{17}
\end{equation*}
$$

Where $N_{\substack{\text { level } \\ \text { Sub }}}$ is the number of output voltage levels for proposed SMLI which is calculated by (14). Then equation of (17) can be rewritten as:

$$
\begin{equation*}
N_{\text {level }}=\left(2^{n+2}+2^{2 n+1}+1\right)^{m} \tag{18}
\end{equation*}
$$

On the other hand, the relation of $m$ in terms of $N_{I G B T}$ (number of required IGBTs for proposed CSMLI) and $N_{\text {IGBT }}$ is equalized to (19):
$m=\frac{N_{I G B T}}{N_{\substack{\text { IGBT } \\ \text { Sub }}}}$
Also with inserting (13) into (18) and (19):

$$
\begin{equation*}
N_{\text {level }}=\left(2^{n+2}+2^{2 n+1}+1\right)^{\frac{N_{I G B T}}{6 n+4}} \tag{20}
\end{equation*}
$$

In order to obtain the optimal number of capacitor from each of SMLIs, the variation of $N_{\text {level }}$ against $N_{I G B T}$ for specific number of $n$, is curved according to (20) and illustrated by

## IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

Fig. 5. As figure shows, for constant value of $N_{I G B T}, N_{\text {level }}$ has been maximized when one capacitor is being used. Therefore with respect to $n=1$, number of output voltage levels, required IGBTs, power diodes and total value of blocked voltage for proposed improved CSMLI are obtained for both symmetric and asymmetric conditions and are summarized by Table IV. In addition, based on (9), the value of dc voltage sources in $i^{\text {th }}$ unit of proposed CSMLI should be adopted by:

$$
\begin{equation*}
V_{d c 2, i}=3 V_{d c 1, i}=3\left(17^{i-1}\right) V_{d c} \quad i=1,2, \ldots, m \tag{21}
\end{equation*}
$$



Fig. 5. Variation of $N_{\text {level }}$ against $N_{I G B T}$ for different values of $n$

Fig.6. shows an improved CSMLI configuration with considering $m=1$ which lead to generate 17-level output voltage based on proposed asymmetric topology. In this circuit, the values of dc isolated power supplies are set on $V_{d c}$ and $3 V_{d c}$ according to (9). Table V shows the switching pattern of proposed 17-level inverter.

TABLE IV
DIFFERENT RELATED CALCULATIONS OF PROPOSED IMPROVED CSMLI

| Parameters | Symmetric |  | Asymmetric |  |
| :---: | :---: | :---: | :---: | :---: |
| $N_{\text {level }}$ | $8 m+1$ | (22) | $17^{m}$ | (25) |
| $v_{o, \text { max }}$ | $4 m V_{d c}$ | (23) | $\frac{17^{m}-1}{2}$ | (26) |
| $V_{\text {block }}$ | $\begin{array}{r} m \times\left[2 \sum_{j=1}^{3} V\right.  \tag{27}\\ =2 \end{array}$ | (24) | $\begin{gathered} \sum_{k=1}^{m}\left(2 \sum_{j=1}^{3} V_{\text {block } T_{j, k}}+\sum_{j=1}^{2} V_{\text {block } k j, k}\right) \\ =\frac{5\left(17^{m}-1\right)}{2} \end{gathered}$ |  |
| $N_{\text {IGBT }}$ | 10 m |  |  |  |
| $N_{\text {Diode }}$ | $2 m \quad$ (29) |  |  |  |

In this case, all of the switches are driven by fundamental switching frequency whereas the sinusoidal reference voltage is compared with some available dc voltage levels and create the related gate switching pulses. The most advantage of this switching method is referred to low switching frequency which yields to reduction of switching loss [29],[30]. Details of fundamental switching modulation strategy are not objective of this paper. In addition from table V , it is clear that, to generate each of output voltage levels, only five switches are being involved in the current path.

At this stage, to determine the capacitance of $C_{1}$ and $C_{2}$, two assumptions are considered which one is related to output sinusoidal load current with phase difference between output voltage and current $(\varphi)$ and the other is contribute to same duration in each step of staircase output voltage. Thus, the
maximum discharging amount of each capacitor can be defined as (30) in one half cycles:


Fig. 6. Proposed 17-level structure
TABLE V
DIFFERENT SWITCHING AND CAPACITORS STATES OF PROPOSED 17-LEVEL INVERTER

|  |  | ON Switches | $\nu_{o}$ | $C_{1}$ | $C_{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | $T_{1}^{\prime}, T_{2}, T_{3}{ }^{\prime}, S_{1}, S_{2}$ | $4 V_{d c}+v_{c, 1}+v_{c, 2}$ | D | D |
|  | 2 | $T_{1}^{\prime}, T_{2}, T_{3}^{\prime}, S_{1}^{\prime}, S_{2}$ | $4 V_{d c}+v_{c, 2}$ | C | D |
|  | 3 | $T_{1}, T_{2}, T_{3}{ }^{\prime}, S_{1}^{\prime}, S_{2}$ | $3 \mathrm{~V}_{d c}+v_{c, 2}$ | C | D |
|  | 4 | $T_{1}{ }^{\prime}, T_{2}, T_{3}{ }^{\prime}, S_{1}, S_{2}^{\prime}$ | $4 V_{d c}+v_{c, 1}$ | D | C |
|  | 5 | $T_{1}^{\prime},_{2}, T_{3}^{\prime}, S_{1}^{\prime}, S_{2}^{\prime}$ | $4 V_{d c}$ | C | C |
|  | 6 | $T_{1}, T_{2}, T_{3}^{\prime}, S_{1}^{\prime}, S_{2}^{\prime}$ | $3 V_{d c}$ | C | C |
|  | 7 | $T_{1}^{\prime}, T_{2}, T_{3}, S_{1}, S_{2}^{\prime}$ | $V_{d c}+v_{c, 1}$ | D | C |
|  | 8 | $T_{1}^{\prime}, T_{2}, T_{3}, S_{1}^{\prime}, S_{2}^{\prime}$ | $V_{d c}$ | C | C |
|  | 9 | $T_{1}, T_{2}, T_{3}, S_{1}^{\prime}, S_{2}^{\prime}$ | 0 | C | C |
|  |  | $T_{1}^{\prime}, T_{2}^{\prime}, T_{3}^{\prime}, S_{1}^{\prime}, S_{2}^{\prime}$ |  |  |  |
|  | 10 | $T_{1}, T_{2}^{\prime}, T_{3}^{\prime}, S_{1}^{\prime}, S_{2}^{\prime}$ | $-V_{d c}$ | C | C |
|  | 11 | $T_{1}, T_{2}^{\prime}, T_{3}^{\prime}, S_{1}, S_{2}^{\prime}$ | $-V_{d c}-v_{c, 1}$ | D | C |
|  | 12 | $T_{1}^{\prime}, T_{2}^{\prime}, T_{3}, S_{1}^{\prime}, S_{2}^{\prime}$ | $-3 V_{d c}$ | C | C |
|  | 13 | $T_{1}, T_{2}^{\prime}, T_{3}, S_{1}^{\prime}, S_{2}^{\prime}$ | $-4 V_{d c}$ | C | C |
|  | 14 | $T_{1}, T_{2}^{\prime}, T_{3}, S_{1}, S_{2}^{\prime}$ | $-4 V_{d c}-v_{c, 1}$ | D | C |
|  | 15 | $T_{1}^{\prime}, T_{2}^{\prime}, T_{3}, S_{1}^{\prime}, S_{2}$ | $-3 V_{d c}-v_{c, 2}$ | C | D |
|  | 16 | $T_{1}, T_{2}^{\prime}, T_{3}, S_{1}^{\prime}, S_{2}$ | $-4 V_{d c}-v_{c, 2}$ | C | D |
|  | 17 | $T_{1}, T_{2}^{\prime}, T_{3}, S_{1}, S_{2}$ | $-4 V_{d c}-v_{c, 1}-v_{c, 2}$ | D | D |

$$
\begin{equation*}
Q_{C i}=\int_{t_{j}}^{\frac{T}{4}-t_{j}} I_{\text {out }} \sin \left(2 \pi f_{S} t-\varphi\right) d t \quad i=1,2 \tag{30}
\end{equation*}
$$

Where $T, f_{S}$ and $\quad I_{\text {out }}$ are period of one cycle, frequency of output voltage and amplitude of load current, respectively and also $\left[t_{j}, \frac{T}{4}-t_{j}\right]$ is time interval corresponded to the longest discharging cycle (LDC) of each capacitors. On the other hand, in proposed 17-level inverter, this time interval varies for $C_{1}$ and $C_{2}$. According to Table V , the LDC for $C_{1}$ and $C_{2}$ are illustrated by Fig.7.Thus, with considering the $k V_{i n}$ as maximum allowable voltage ripple, the optimum value of capacitors can be taken by:

$$
\begin{equation*}
C_{o p t, i} \geq \frac{Q_{C i}}{k V_{i n}} \quad(i=1,2) \tag{31}
\end{equation*}
$$



Fig. 7 Typical output voltage waveform of 17 -level inverter for positive half cycle

## V. POWER LOSS ANALYSIS

In this section, theoretical total power losses and overall efficiency of proposed improved CSMLI based on $(m=1)$ are calculated. For this kind of converters, always three major types of associated losses should be considered which include: switching losses $\left(P_{s w}\right)$, conduction losses of semiconductor devices $\left(P_{C o n}\right)$ and ripple losses of two utilized capacitors $\left(P_{R i p}\right)$. All of calculations are done based on fundamental switching frequency strategy [29].

## A. Switching losses

Switching loss occurs during the ON and OFF period of switching states. For simplicity, a linear approximation between voltage and current of switches in the switching period is considered. Based on this assumption, the following equations can be expressed for $i^{\text {th }}$ involved power switch:

$$
\begin{align*}
P_{s w, ~ o n, i} & =f_{s w} \int_{0}^{t_{o n}} v_{o n, i}(t) i(t) d t=f_{s w} \int_{0}^{t_{\text {on }}}\left(\frac{V_{\text {on,i}}}{t_{o n}} t\right)\left(-\frac{I_{i}}{t_{o n}}\left(t-t_{o n}\right)\right) d t  \tag{32}\\
& =\frac{1}{6} f_{s w} V_{o n, i} I_{i} t_{o n} \\
P_{s w, o f f, i} & =f_{s w}^{t_{\text {oof }}} \int_{0}^{t_{\text {block }, i}}(t) i(t) d t=f_{s w} \int_{0}^{t_{\text {of }}}\left(\frac{V_{\text {bloc }, i}}{t_{o f f}} t\right)\left(-\frac{I_{i}^{\prime}}{t_{\text {off }}}\left(t-t_{o f f}\right)\right) d t  \tag{33}\\
& =\frac{1}{6} f_{s w} V_{\text {block }, i} I_{i}^{\prime} t_{\text {off }}
\end{align*}
$$

Where $I_{i}$ and $I_{i}^{\prime}$ are the currents which pass through $i^{\text {th }}$ power switch after turning ON and before turning OFF, respectively and $f_{s w}$ is the switching frequency equalized to the reference frequency. In order to calculate the total switching loss, the number of $\mathrm{ON}\left(N_{o n}\right)$ and the number of OFF ( $N_{\text {off }}$ ) switching states per one cycle should be multiplied by (32) and (33) according to (34):

$$
\begin{equation*}
P_{s w}=\sum_{i=1}^{10}\left(\sum_{k=1}^{N_{o n}} P_{s w, o n, i k}+\sum_{k=1}^{N_{o f f}} P_{s w, o f f}, i k\right) \tag{34}
\end{equation*}
$$

## B. Conduction losses

To calculate the total conduction losses of each component, a straightforward method based on pure-resistance load is
presented. Regarding Table V, three possible operating modes can be investigated including discharging states for both capacitors (states number of 1 and 17), charging states for both capacitors (states number of $5,6,8,10,12$ and 13) and discharging states for one capacitor and charging states for another one or vice versa (other remaining states).
Fig. 8 (a)-(c) demonstrate the equivalent circuits of charging and discharging operating modes for capacitors. In these figures, $\quad R_{o n}, R_{D}, r_{E S R}, R_{L}$ and $V_{F}$ are internal ON-state resistance of each switch, internal resistance of each diode, equivalent series resistance (ESR) of each capacitor, load resistance and the forward voltage drop of each incurred diode, respectively.


Fig. 8. The equivalent circuit of proposed 17-level structure with a resistive load (a) in discharging modes (b) in charging modes (c) in combination of charging and discharging modes

According to Fig. 8 (a) during the series connection of capacitors to the respective dc voltage sources, the value of load current can be written as:
$i_{L, D D}=\frac{4 V_{d c}+v_{c, 1}+v_{c, 2}}{5 R_{o n}+2 r_{E S R}+R_{L}}$
Therefore, the instantaneous conduction loss $\left(p_{c, D D}\right)$ and average conduction loss $\left(\overline{p_{c, D D}}\right)$ for one full cycle of discharging mode with respect to time intervals of Fig. 7 and Table V , can be calculated as following, respectively:
$p_{c, D D}=\left(5 R_{o n}+2 r_{E S R}\right) i_{L, D D}{ }^{2}$
$\overline{p_{c, D D}}=\frac{2 f_{s w}}{\pi}\left(\frac{\pi}{2}-t_{8}\right) p_{c, D D}$
Also, with respect to Fig. 8 (b) and with considering the time intervals between states of 3 and 5 and also states of 1 and 2 in Fig. 7, the instantaneous and average value of conduction losses for charging modes of both capacitors $\left(p_{c, C C} \& \overline{p_{c, C C}}\right)$, are driven by (38) and (39) respectively:

$$
\begin{align*}
& p_{c, C C}=3 R_{o n} i_{L, C C}{ }^{2}+R_{D}\left(i_{d c, 1}{ }^{2}+i_{d c, 2}{ }^{2}\right)+ \\
& \left(R_{o n}+r_{E S R}\right)\left[\left(i_{L, C C}-i_{d c, 1}\right)^{2}+\left(i_{L, C C}-i_{d c, 2}\right)^{2}\right] \tag{38}
\end{align*}
$$

## IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

$$
\begin{equation*}
\overline{p_{c, C C}}=\frac{2 f_{s w}}{\pi}\left[\left(t_{5}-t_{3}\right)+\left(t_{2}-t_{1}\right)\right] p_{c, C C} \tag{39}
\end{equation*}
$$

Where, $i_{d c, 1}$ and $i_{d c, 2}$ can be calculated by using the Kirchhoff voltage law (KVL) according to following, respectively:
$i_{d c, 1}=\frac{\left(r_{E S R}+R_{o n}\right) i_{L, C C}+V_{d c}-v_{c, 1}-V_{F}}{R_{D}+r_{E S R}+R_{o n}}$
$i_{d c, 2}=\frac{\left(r_{E S R}+R_{o n}\right) i_{L, C C}+3 V_{d c}-v_{c, 2}-V_{F}}{R_{D}+r_{E S R}+R_{o n}}$
In addition, by considering the Fig. 8 (c) and Fig. 7, when capacitor of $C_{1}\left(C_{2}\right)$ is charged (discharged) and $C_{2}\left(C_{1}\right)$ is discharged (charged), the instantaneous and average conduction losses can be expressed as (42) and (43), respectively:

$$
\begin{align*}
& P_{c, C D, i}=\left(4 R_{o n}+r_{E S R}\right) i_{c, C D}{ }^{2}+R_{D} i_{d c, i}{ }^{2}+\quad \text { for } i=1,2  \tag{42}\\
& \quad\left(R_{o n}+r_{E S R}\right)\left(i_{c, C D}-i_{d c, i}\right)^{2} \\
& \overline{p_{c, C D}}=\frac{2 f_{s w}}{\pi}\left[\left[\left(t_{8}-t_{6}\right)\right] p_{c, C D, 2}+\left[\left(t_{6}-t_{5}\right)+\left(t_{3}-t_{2}\right)\right] p_{c, C D, 1}\right] \tag{43}
\end{align*}
$$

As a result, total value of conduction losses $\left(P_{C o n}\right)$ in one full cycle can be summarized by (44):

$$
\begin{equation*}
P_{C o n}=\overline{p_{c, D D}}+\overline{p_{c, C C}}+\overline{p_{c, C D}} \tag{44}
\end{equation*}
$$

Fig. 9 shows the variation of load current stresses versus load resistance. As it can be found, the maximum value of short circuit current ( $i_{s c, \text { max }}$ ) is being occurred in the charging mode operation ( $i_{L, C C}$ ) and therefore this value must be tolerated by incurred components among the three defined modes.


Fig. 9. Variation of current stresses versus $R_{L}$ in three defined modes

## C. Ripple losses

When the capacitors are connected in parallel for charging operation, the ripple losses occur by the difference between the respective input voltage and the across voltage of capacitors $\left(v_{c, i}(i=1,2)\right)$ [25]. Therefore, the ripple voltage of capacitors ( $\Delta V_{C i}$ ) is taken from:

$$
\begin{equation*}
\Delta V_{C i}=\frac{1}{C_{i}} \int_{t^{\prime}}^{t} i_{C_{i}}(t) d t \tag{45}
\end{equation*}
$$

Where, $i_{C_{i}}(t)$ is the passing current of capacitor and $\left[t^{\prime}-t\right]$ is that time interval for charging modes which can be attained by regarding Table V. Thus, the total value of ripple loss, for one full cycle of output waveform is equalized to (46).

$$
\begin{equation*}
P_{R i p}=\frac{f_{s w}}{2} \sum_{i=1}^{2} C_{i} \Delta V_{C i}^{2} \tag{46}
\end{equation*}
$$

From (45) and (46), it is clear that, $P_{R i p}$ is inversely proportional to the capacitance $C_{i}$ which means larger capacitance contributes to higher value of overall efficiency.
Moreover, based on above analysis, in order to design the proposed converter, two main identical restrictions must be considered which are expressed as following:

$$
\begin{align*}
& I_{o u t, \text { max }} \leq \frac{i_{s c, \text { max }}}{\lambda}  \tag{47}\\
& V_{o u t, \text { max }} \leq \frac{V_{\text {Block }}}{\lambda}
\end{align*}
$$

Where, $\lambda, V_{\text {out, max }}$ and $I_{\text {out, max }}$ are a safety coefficient, maximum value of output voltage and current, respectively. Therefore, with respect to (47) and (48), the maximum value of output power ( $P_{\text {out }, \text { max }}$ ) can be expressed as:
$P_{\text {out, max }} \leq \frac{V_{\text {Block }} i_{s, \text { max }}}{\lambda^{2}}$
Finally, the overall efficiency of proposed improved CSMLI, can be defined by (50).
$\eta=\frac{P_{\text {out }}}{P_{\text {out }}+P_{\text {sw }}+P_{\text {Con }}+P_{\text {Rip }}}$

## VI. COMPARISON DISCUSSION

In this section, proposed improved CSMLI is compared with several existing reduced components SCMLIs which have been recently presented. In this case, to have a fair survey, some of MLI topologies which are capable of being cascaded and also implemented by switched-capacitor technique, have been chosen. Comparisons are performed in both symmetric and asymmetric forms for proposed improved CSMLI, in different aspects at the same condition.

## A. Symmetric inverters' comparison

Table VI proves the advantages of proposed symmetric improved CSMLI in contrast to symmetric conventional CHB, presented topology of [27] and two suggested structures of [28] in different mentioned aspects for a specific number of $m$ and $N_{\text {level }}=9$. Meanwhile, second presented structure of [28] cannot pass the reverse current. Then to have same condition in comparisons, a modified topology based on second presented structure of [28] is considered which some of its respected diodes have been replaced by power switches.

TABLE VI
SYMMETRIC COMPARISON FOR $N_{\text {level }}=9$

| Parameters | CHB | [27] \& first <br> top [28] | Mod second <br> top [28] | Proposed <br> improved CSMLI |
| :---: | :---: | :---: | :---: | :---: |
| $N_{I G B T}$ | 16 | 12 | 12 | 10 |
| $N_{\text {diode }}$ | 0 | 2 | 2 | 2 |
| $N_{\text {capacitor }}=N_{d c}$ | 4 | 2 | 2 | 2 |
| $V_{\text {block }}$ | $16 V_{d c}$ | $20 V_{d c}$ | $24 V_{d c}$ | $20 V_{d c}$ |
| $N_{\text {Current path,max }}$ | 8 | 6 | 6 | 5 |

## IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

## B. Asymmetric inverters' comparison

Fig. 10 (a) to (e) show the variations of maximum number of involved components in the current path, number of required IGBTs or gate drivers, power diodes, capacitors or variety of dc sources and value of blocked voltage versus number of output voltage levels in asymmetric comparison, respectively between proposed improved CSMLI and that suggested topologies presented in [27] and [28]. As it can be observed, due to non-using the output full H-bridge cells, proposed structure needs less number of components for
generating the same voltage levels at the output in contrast to others. Also, from the Fig. 10 (e), the variation of blocked voltage for proposed CSMLI is accorded to presented topology of [27] and first structure of [28] in spite of the fact that they are being used a full H -bridge cell in their circuits, while proposed topology has used two half-bridge instead. Moreover, one of the most important remaining factors in comparison which may create a limitation for practical applications of asymmetric MLIs is addressed by dispersed value of isolated dc power supplies.


Fig. 10. Variations of (a) maximum number of current path components versus $N_{\text {level }}$ (b) required IGBTs versus $N_{\text {level }}$ (c) required diodes versus $N_{\text {level }}$ (d) required capacitors versus $N_{\text {level }}$ (e) value of blocked voltage versus $N_{\text {level }}$ (f) dispersed value of dc power supply versus $N_{d c}=2,4,6$ (g) CF versus $N_{\text {level }}$ for $\alpha=1.5$ (h) CF versus $N_{\text {level }}$ for $\alpha=0.5$

Because, in some especial utilities such as PV applications, providing the different value of dc power supplies is very difficult and can impose on overall costs. The per unit value of this factor can be defined as (51) and its respective variation is illustrated in Fig. 10 (f) for two, four and six number of isolated dc sources.

$$
\begin{equation*}
\sigma_{D i s p}^{p u}=\frac{\sum_{i=1}^{m}\left|\left(V_{d c, i}-\frac{v_{o . \text { max }}}{m}\right)\right|}{v_{o . \max }} \tag{51}
\end{equation*}
$$

In addition, the value of $\sigma_{D i s p}{ }^{p u}$ for proposed improved CSMLI structure is equalized to:

$$
\begin{equation*}
\sigma_{D i s p}^{p u}=\frac{\sum_{i=1,3 . . .}^{2 m-1}\left|(17)^{i-1}-\frac{17^{m}-1}{4 m}\right|+\sum_{i=2,4 . \mid}^{2 m}\left|3(17)^{\frac{i}{2}-1}-\frac{17^{m}-1}{4 m}\right|}{\frac{17^{m}-1}{2}} \tag{52}
\end{equation*}
$$

From Fig. 10 (f), it can be discerned that, proposed structure has lower value of $\sigma_{D i p}{ }^{p u}$ in contrast to others.
The last parameter in comparison is related to estimation of overall cost. This factor can be expressed as (53) according to defined cost function (CF) of [18]. In this equation $\alpha$ is weight coefficient of blocked voltage versus number of IGBTs.

$$
\begin{equation*}
C F=N_{I G B T}+\alpha V_{B l o c k}^{p u}=N_{I G B T}+\alpha \frac{V_{B l o c k}}{V_{o, \text { max }}} \tag{53}
\end{equation*}
$$

It is clear that the value of $\alpha$ varies. In general, if $\alpha$ selects greater than one, the value of blocked voltage will be important and on the other hand, if $\alpha$ chooses less than one, the number of IGBTs and their respected costs will be important to select the appropriate switching devices. Fig 10 (f) and (g) show the better overall cost condition of proposed improved CSMLI in contrast to others for $\alpha=1.5$ and $\alpha=0.5$, respectively.

## VII. SIMULATION AND EXPERIMENTAL RESULTS

To prove the effectiveness of proposed topology, several simulation and experimental results for proposed 17-level inverter structure shown in Fig. 6 and a 49-level derived structure are presented in this section. For simulation, PSCAD/EMTDC software has been used and all of the semiconductor devices are assumed ideal. In addition, to generate gate switching pulses at fundamental switching frequency with respect to table V , the 89 C 52 microcontroller by ATMEL Company has been utilized in experimental tests. Also, the kind of utilized power MOSFETs and diodes are SPW47N60C3 (with antiparallel diode and $R_{o n}=70 \mathrm{~m} \Omega$ ) and MUR1560G (with $R_{D}=50 \mathrm{~m} \Omega$ ), respectively which are capable of working on high voltage applications. The capacitance of two incurred capacitors in proposed circuit is assumed same and equal to $1800 \mu F$ with $r_{E S R}=0.1 \Omega$. To evaluate the overall

## IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

performance of proposed topology, three case studies are considered as follows:

## A. First case study

In first case study, 400 W input power is applied to the load considered a series R-L load with values of $R=150 \Omega$ and $L=320 \mathrm{mH}$. Meanwhile, the values of two isolated dc power supplies are set on 50 and 150 volts which would lead to generate 50 Hz 17-level output voltage. Fig. 11(a) and (b) show the steady state load voltage and current waveforms in simulation and experiment, respectively. As it can be seen, the maximum amplitude of load voltage and current are about 400 V and 2 A , respectively. The initial behavior of load voltage and current waveforms in transient state, based on simulation result is illustrated by Fig. 12. Fig. 13 (a) and (b) indicate the harmonic orders of load voltage and current based on simulation, respectively. Here, the defective lower harmonic orders are multiplied by ten. Also, Fig. 14 shows the no load condition of output voltage in experiment.
As it can be inspected, extracted results have good agreements with each other. Moreover, Fig. 15 (a) and (b) illustrate the balanced voltage waveform of two utilized capacitors in simulation and experiment, respectively.
As it can be seen, the across ripple voltage of capacitors has acceptable value and can mitigate the total ripple loss. Also, Fig. 16 shows experimental extracted results for blocked voltage of across switches $S_{1}, S_{2}, T_{1}, T_{2}$ and $T_{3}$, respectively.


Fig. 13. Harmonic orders (a) output voltage (b) output current in simulation

(a)
(b)

Fig. 11. Steady states output voltage and current waveforms (a) in simulation (b) in experiment ( $250 \mathrm{~V} /$ div\& $2 \mathrm{~A} /$ div)

As Figures show, the maximum amplitude of blocked voltage is 400 V which can be tolerated by switches.
Table VII indicates the advantages of proposed topology in comparison with the first presented structure of [28] and [27] in terms of theoretical and measured value of output power and also overall efficiency based on (50). In this Table, the pertinent calculation of proposed topology have been done based on two different types of used power MOSFETs with two different values of $R_{o n}$. Here, both of power switches can bear at least 400 V blocked voltage with different value of nominal currents.

TABLE VII
THEORITICAL AND MEASURED VALUES OF OUTPUT POWER AND EFFICIENCY FOR PROPOSED TOPOLOGY AND [27-28]

| Refs | Parameters |  |  |  | Type of used <br> switches |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $P_{\text {out }}$ |  | $\eta$ |  |  |
|  | Theo | Theo | EXP |  |  |
| Proposed <br> topology | $364[w]$ | $352[w]$ | $\approx 91.5 \%$ | $\approx 88 \%$ | SPW47N60C3 |
| First <br> structure <br> of $[28]$ | $360[w]$ | $348[w]$ | $\approx 90 \%$ | $\approx 87 \%$ | IRFP460 |
| $[27]$ | $50[w]$ | $129[w]$ | $\approx 90 \%$ | $\approx 86 \%$ | BUP306D |




Fig. 12. Transient states of output waveforms in simulation


Fig. 14. Observed output voltage waveform at no-load condition (250V/div)

Fig. 15. Capacitors' voltage ripple waveforms for first case study (a) in simulation (b) in experiment ( $25 \mathrm{~V} / \mathrm{dev} \& 50 \mathrm{~V} / \mathrm{div}$ )

## IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS



Fig. 16. Blocked voltage waveforms across switches of $S_{1}(25 \mathrm{~V} / \mathrm{div}), S_{2}(100 \mathrm{~V} / \mathrm{div}), T_{1}(50 \mathrm{~V} / \mathrm{div}), T_{2}$ and $T_{3}(100 \mathrm{~V} / \mathrm{div})$ from left to right in the experiment

## B. Second case study

In order to corroborate the capability of proposed topology under the step load condition, an inductive load with value of $L=320 \mathrm{mH}$ is connected to the output and the respective observed voltage and current waveforms are shown by Fig 17 (a). Therefore the maximum value of load current in this case, is about 4 A and also the amount of input power is 800 W .
In addition the dynamic behavior of step load for the output voltage and current waveforms from the resistive-inductive condition (first case study) to an inductive load condition (second case study) in simulation is demonstrated by Fig. 17 (b). Fig. 18 (a) and (b) show the simulation and experimental results for capacitors' current under inductive load condition, respectively. Here, the peak value of currents for both capacitors is about 4 A without any considerable sudden spikes. Also, the respective variation of overall efficiency versus input power ( $p_{i n}$ ) for a resistive-inductive and severely inductive loads based on simulation and experimental results is curved in Fig. 19 (a) and (b), respectively. Here, the calculated and measured amount of output power under severely inductive load has better condition in contrast to resistive-inductive load because of negligible amount of current spike which is evident from Fig. 18 (a) and (b).

In this case, to confirm the general performance of proposed SCC incorporated into proposed SMLI unit (Fig. 3), two same SCCs including two capacitors in each of them are considered. Therefore, based on (16) and with respect to $n=2$, proposed SMLI can generate 49-level of output voltage by using four same capacitors. With hindsight (9), likewise two different dc voltage sources with values of 20 V and 100 V are needed. Fig. 20 (a) and (b) illustrate the built prototype and experimental results of output voltage and current waveforms, respectively. The load has been assumed same according to second case study. As can be seen, the maximum amplitude of load voltage and current are 480 V and 3 A , respectively. It is also obvious that, 49-level output voltage is quite similar to sinusoidal waveform with an appropriate THD.
Also, Fig 21 (a)-(d) show the across voltage waveform of each involved capacitor in upper and lower stages based on experimental observations, respectively which are fixed at the expected value of voltage by using proposed binary asymmetrical algorithm. As can be vividly seen, the across voltage of two capacitors in lower stage are balanced at 20 V and 40 V , while these values are 100 V and 200 V for capacitors in upper stage. Here, whole of the 49-level of output voltage is made with contribution of just two dc voltage sources which can prove the robust performance of proposed SCC in higher number of output voltage levels.

## C. Third case study



Fig. 17. Output voltage and current waveforms for (a) inductive load in experiment ( $250 \mathrm{~V} / \mathrm{div} \& 2 \mathrm{~A} / \mathrm{div}$ ) (b) sudden step load in simulation


IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS


Fig. 19. Variation of overall efficiency versus input power for (a) resistive-inductive load (b) severely inductive load


Fig. 20. (a) laboratory prototype (b) Output 49-level voltage and current waveforms in the experiment (250V/div \& 2A/div)


Fig. 21. Across voltage waveforms of capacitors in upper and lower stages of SCCs in proposed 49-level inverter (a) $v_{C 1}$ lower stage ( $5 \mathrm{~V} / \mathrm{div}$ ) (b) $v_{C 2}$ lower $\operatorname{stage}(10 \mathrm{~V} /$ div $)(\mathrm{c}) v_{C 1}$ upper stage( $25 \mathrm{~V} /$ div) (d) $v_{C 2}$ upper stage( $50 \mathrm{~V} /$ div)

## VIII. CONCLUSION

In this paper, at the first, a new reduced components SCC topology was presented which has boost capability remarkably and also can pass the reverse current for inductive loads through existing power switches. The voltage of all capacitors in this structure is balanced by binary asymmetrical algorithm. Next, a new sub-multilevel structure based on suggested SCC was proposed which can generate all of the voltage levels at the output (even and odd). In this case, the conventional output H-bridge cell used to convert the polarity of SCC units, has been removed, therefore number of required IGBTs and other involved components, are decreased. After that, an optimizing operation was presented which could obvious the number of required capacitors in each of SCC units that participate in the cascade sub-multilevel inverter (CSMLI) to generate maximum number of output voltage levels with less number of elements. Moreover comprehensive comparisons were given which prove the differences between improved symmetric and asymmetric CSMLIs in contrast to some of recently presented topologies in variety aspects. Finally, to confirm the performance and effectiveness of proposed CSMLI, several simulation and experimental results have been presented.

## References

[1] J. Chavarria, D. Biel, F. Guinjoan, C. Meza, and J. J. Negroni, "Energy balance control of PV cascaded multilevel grid-connected inverters under level-shifted and phase-shifted PWMs," IEEE Trans. Ind. Electron. vol. 60, no. 1, pp. 98-111, Jan. 2013.
[2] G. Buticchi, E. Lorenzani, and G. Franceschini, "A five-level singlephase grid-connected converter for renewable distributed systems," IEEE Trans. Ind. Electron., vol. 60, no. 3, pp. 906-918, Mar. 2013.
[3] J. Rodriguez, L. J.Sheng, and P. Fang Zheng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002.
[4] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," IEEE Trans. Industrial Electronic Magazine, vol. 2, no. 2, pp. 28-39, Jun. 2008.
[5] M. M. Renge and H. M. Suryawanshi, "Five-Level Diode Clamped Inverter to Eliminate Common Mode Voltage and Reduce dv/dt in Medium Voltage Rating Induction Motor Drives," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1598-1607, Jul. 2008.
[6] B. P. McGrath and D. G. Holmes, "Analytical modeling of voltage balance dynamics for a flying capacitor multilevel converter," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 543-550, Mar. 2008.
[7] J. Huang and K. A. Corzine, "Extended operation of flying capacitor multilevel inverters," IEEE Trans. Power Electron., vol. 21, no. 1, pp.140-147, Jan. 2006.
[8] K. K. Gupta and S. Jain, "Comprehensive review of a recently proposed multilevel inverter," IET Power Electron. vol. 7, no. 3, pp. 467-479, 2014.

## IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

[9] A. Ajami, M. R. J. Oskuee, A. Mokhberdoran, and A. Van den Bossche, "Developed cascaded multilevel inverter topology to minimize the number of circuit devices and voltage stresses of switches," IET Power Electron. vol. 7, no. 2, pp. 459-466, Feb. 2014.
[10] K. N. V. Prasad, G. R. Kumar, T. V. Kiran, and G. S. Narayana, "Comparison of different topologies of cascaded H -bridge multilevel inverter," in Proc. ICCCI, Odisha, India, 2013, pp. 1-6.
[11] K. Wang, Y. Li, Z. Zheng, and L. Xu, "Voltage balancing and fluctuation suppression methods of floating capacitors in a new modular multilevel converter," IEEE Trans. Ind. Electron. vol. 60, no. 5, pp. 1943-1954, May. 2013.
[12] M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, "Active capacitor voltage balancing in single-phase flying-capacitor multilevel power converters," IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 769778, Feb. 2012.
[13] M. Khazraei, H. Sepahvand, M. Ferdowsi, and K. A. Corzine, "Hysteresis based control of a single-phase multilevel flying capacitor active rectifier," IEEE Trans. Power Electron., vol. 28, no. 1, pp. 154164, Jan. 2013.
[14] H. Sepahvand, J. Liao, M. Ferdowsi and K. Corzine. "Capacitor voltage regulation in single dc source cascade H -bridge multilevel converters using phase shift modulation" IEEE Trans. Ind. Electron. Vol 60, no. 9, pp 3619-3626, Sep. 2013.
[15] Z. Du, L. M. Tolbert, B. Ozpineci, and J. N. Chiasson, "Fundamental frequency switching strategies of a seven-level hybrid cascaded H bridge multilevel inverter," IEEE Trans. Power Electron., vol. 24, no. 1, pp. 25-33, Jan. 2009.
[16] K. Sano and H. Fujita" Voltage-balancing circuit based on a resonant switched-capacitor converter for multilevel inverters".IEEE Trans. Ind. App. Vol 44, no. 6, pp: 1768-1776, Sep. 2008.
[17] P. Roshankumar, R. S. Kaarthic, K. Gupakumar, J. I. Leon and L. G. Franquelo, " A seventeen-level inverter formed by cascading flying capacitor and floating capacitor H-bridge, " IEEE Trans. Power Electron, vol. 30, no. 7, pp. 3471-3478. Jan. 2015.
[18] R. S. Alishah, D. Nazarpour, S.H.Hosseini and M.Sabahi, "Reduction of power electronic elements in multilevel converters using a new cascade structure," IEEE Trans. Ind. Electron. vol. 62, no. 1, pp. 256-269, Jan. 2015.
[19] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications," IEEE Trans. Power Electron., vol. 26, no. 11,pp. 3109-3118, Nov. 2011.
[20] K. K. Gupta and Sh. Jain, "A Novel Multilevel Inverter Based on Switched DC Sources," IEEE Trans. Ind. Electron., vol. 61, no. 7, pp. 3269-3278, Jul. 2014.
[21] F.H. Khan, and L.M. Tolbert, "Bi-directional power management and fault tolerant feature in a $5-\mathrm{kW}$ multilevel dc-dc converter with modular architecture, 'IET power electron, vol. 2, no. 5, pp. 595-604, Nov. 2008.
[22] B. Axelrod, Y. Berkovich, and A. Ioinovici, "A cascade boost switched capacitor-converter two-level inverter with an optimized multilevel output waveform," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 12,pp. 2763-2770, Dec. 2005.
[23] Y. P. B. Yeung, K. W. E. Cheng, S. L. Ho, K. K. Law, and D. Sutanto, "Unified analysis of switched-capacitor resonant converters," IEEE Trans. Ind. Electron., vol. 51, no. 4, pp. 864-873, Aug. 2004.
[24] M. S. W. Chan and K. T. Chau, "A new switched-capacitor boost multilevel inverter using partial charging," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 12, pp. 1145-1149, Dec. 2007.
[25] Y. Hinago and H. Koizumi, "A switched-capacitor inverter using series/ parallel conversion with inductive load," IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 878-887, Feb. 2012.
[26] B. Karami, R. Barzegarkhoo, A. Abrishamifar and M. Samizadeh, "A switched-capacitor multilevel inverter for high ac power systems with reduced ripple loss using SPWM technique," in Proc. $6^{\text {th }}$ power electronics and technology drive systems (PEDSTC), PP 627-632, Feb. 2015.
[27] J. Liu, K. W. E, Cheng and Y. Ye, "A cascaded multilevel inverter based on switched-capacitor for high-frequency ac Power distribution System, ", IEEE Trans. Power Electron., vol. 22, no. 8, pp 4219-4230, Aug 2014.
[28] E. Babaei and S. S. Gowgani, "Hybrid multilevel inverter using switched-capacitor units, "IEEE Trans. Ind. Electron., vol. 61, no. 9, pp 4614-4621, Sep 2014.
[29] R. Barzegarkhoo, H. M. Kojabadi, E. Zamiry, N. Vosoughi and L.Chang "Generalized structure for a single phase switched-capacitor multilevel inverter using a new multiple dc link producer with reduced number of switches," IEEE Trans. Power Electron., In Press. 2015.
[30] Y. Ye, K. Cheng, J. Liu and K. Ding, "A step-up switched-capacitor multilevel inverter with self-voltage balancing" IEEE Trans. Ind. Electron, vol, 61. No.12. Mar. 2014.


Elyas Zamiri received his B.Sc. degree in Electrical Engineering from University of Guilan, Rasht, Iran in 2012 and his M.Sc. degree from University of Tabriz, Tabriz, Iran in 2014. His major researches include investigation on new topologies of multilevel voltage source inverters, switched-capacitor dc-dc converters and renewable energy systems.


Naser Vosoughi received his B.Sc. degree from Islamic Azad University, south Tehran branch, Tehran, Iran in 2011 and his M.Sc. degree from University of Tabriz, Tabriz, Iran in Electrical Engineering in 2014, where he is currently working toward his Ph.D. degree in Electrical and Computer Engineering department. His current researches include multilevel inverter, grid tie inverter, dc-dc switched capacitor and switched inductor converter, switching power supply, induction motor drive and MPC controller.

Seyed Hossein Hosseini (M'93) received Ph.D.
 degree in Elec. Eng. from INPL, France, in 1981. In 1981 he joined the Univ. of Tabriz, Iran, since 1995 he has been Professor in the Dept. of Elec. Eng. Univ. of Tabriz. From Sept. 1990 to Sept. 1991 he was Visiting Professor in the Univ. of Queensland Australia; from Sept. 1996 to Sept. 1997 he was Visiting Professor in the Univ. of Western Ontario Canada. His research interests include Power Electronic Converters, Applications of Power Electronics in Renewable Energy Systems, Reactive Power Control, Harmonics and Power Quality Compensation Systems such as SVC, UPQC, FACTS devices.


Reza Barzegarkhoo received his B.Sc. degree in Electrical Power Engineering from University of Guilan, Rasht, Iran in 2010 and his M.Sc. degree from Sahand University of Technology (SUT), Tabriz, Iran, in 2012. His major interests include design and control of power electronic converters, multilevel voltage source inverters, charge balancing control, switched-capacitor converters and photovoltaic systems.


Mehran Sabahi was born in Tabriz, Iran, in 1968. He received the B.S. degree in electronic engineering from the University of Tabriz, the M.S. degree in electrical engineering from Tehran University, Tehran, Iran, and the Ph.D. degree in electrical engineering from the University of Tabriz, in 1991, 1994, and 2009, respectively. In 2009, he joined the Faculty of Electrical and Computer Engineering, University of Tabriz, where he was an Assistant Professor from 2009 to 2013 and where he has been an Associate Professor since 2014. His current research interests include power electronic converters and renewable energy systems.


[^0]:    Manuscript received February 14, 2015; revised May 19, 2015; July 12, 2015 and October 03, 2015; accepted December 01, 2015.

    Copyright © 2015 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending a request to pubs-permissions@ieee.org.

    Elyas Zamiri, Naser Vosoughi, Seyed Hossein Hosseini and Mehran Sabahi are with the faculty of Electrical and Computer Engineering of University of Tabriz, Tabriz, Iran.(Authors’ E-mail: elyaszamiry@yahoo.com, naser.vosoughi@yahoo.com, hosseini116j@yahoo.com).

    Reza Barzegarkhoo is with faculty of Electrical Engineering Sahand University of Technology (SUT), Tabriz, Iran (Email: barzegar_sina@yahoo.com.au).

